Pan Pacific Symposium Conference Proceedings

Packaging Meets Heterogeneous Integration Driving Direction for Advanced System in Packages

Authors: M. Juergen Wolf, Wolfram Steller and Klaus-Dieter Lang
Company: Fraunhofer IZM and Fraunhofer IZM-ASSID
Date Published: 2/5/2018   Conference: Pan Pacific Symposium

Abstract: Heterogeneous integration of different devices by using 3D architectures allows the realization of application specific System in Packages (SiP) with a high functionality in a cost effective way. Enabling building blocks technologies are substrate-, interconnect-, assembly- and device integration technologies to integrate sensors, ASICs, transceiver, memories and passive elements. SiPs based on interposer architectures are very attractive due to system performance improvements and due to optimized form factor achievements on wafer level.

Key Words: 

Heterogeneous Integration, 3D integration, 3D SiP, TSV, 2.5D interposer

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819