Emerging Technologies Conference Proceedings


A LOW COST WAFER BUMPING PROCESS FOR FLIP CHIP APPLICATIONS

Author: Scott F. Popelar
Company: IC Interconnect
Date Published: 11/16/1998   Conference: Emerging Technologies


Abstract: The application of flip chip technology provides many advantages over conventional integrated circuit packaging in terms of cost, electrical performance, I/O density, size and reliability. However, widespread use of flip chip as a surface mount alternative has been stunted due to the multi-million dollar investment in capital equipment required to bump wafers using traditional bumping techniques (i.e., vapor deposition, sputtering, photolithography, electroplating, etc.). To alleviate this problem, a low cost wafer bumping technique has been developed which is now available as a contract service, making flip chip an affordable and viable packaging option. The process combines an electroless nickel under bump metallurgy (UBM) with solder printing technology previously utilized in surface mount assembly. The UBM is formed through a series of wet chemistry baths which deposit a layer of nickel and gold on the existing aluminum I/O pads. Once the UBM has been established, solder paste is then deposited using a stencil printing technique. This paper describes the above wafer bumping process. In particular, key issues involving the formation of the electroless nickel UBM, solder printing of wafers, and stencil design are discussed.

Key words: wafer bumping, flip chip, electroless nickel, solder printing, stencil.



Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


Back


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819