IWLPC (Wafer-Level Packaging) Conference Proceedings

Cost Comparison of Embedded Die Packaging and Wafer Level Packaging

Authors: Chet Palesko and Amy Palesko
Company: SavanSys Solutions LLC
Date Published: 11/11/2014   Conference: IWLPC (Wafer-Level Packaging)

Abstract: This paper will compare and contrast the packaging cost and key cost drivers for embedded die packaging and wafer level packaging. This comparison focuses specifically on fan-out wafer level packaging (FOWLP), due to the IO count limitation of fan-in wafer level packaging. Key activity costs and total cost are both presented across a range of die and package sizes. An analysis of the cost of cumulative yield loss is presented for both technologies, comparing them to flip chip. A sensitivity analysis on key cost drivers is also included.

Key Words: 

Embedded, WLP, FOWLP, Wafer level packaging

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819