IWLPC (Wafer-Level Packaging) Conference Proceedings

Interposer Based Wide IO Processor Integration

Authors: Andy Heinig, Robert Fischbach, and Michael Dittrich
Company: Fraunhofer Institute for Integrated Circuits, Design Automation Division
Date Published: 11/11/2014   Conference: IWLPC (Wafer-Level Packaging)

Abstract: Further improvements in system performance are often limited by the achievable bandwidth between processor and memory. In this paper we look at interposer-based and stacked solutions to integrate processor and memory into a high performance system. The comparison reveals the current advantages of interposer-solutions. This is underlined by thermal and technological considerations. Even though physical design tradeoffs are existent, we show an actual implementation of the chosen technology.

Key Words: 

3D integration, interposer, WideIO, thermal simulation, technology comparison

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819