IWLPC (Wafer-Level Packaging) Conference Proceedings


Thermal Resistant Thin Wafer Support Technology for 3DIC

Authors: Alman Law, Jared Pettit, Alex Brewer, and John Moore
Company: Daetec, LLC
Date Published: 11/11/2014   Conference: IWLPC (Wafer-Level Packaging)


Abstract: High temperature processing in microelectronic operations includes plasma deposition, dielectric curing, and annealing. Engineering polymers are chosen based upon sufficiently high Tg. Few materials can withstand temperatures beyond 400C without suffering some level of degradation. With careful formulating, composite coatings can resist temperatures >500C with limited outgas and have demonstrated coatings that support processes at 600C. While processes that involve temporary wafer bonding operate much lower, many polymers can exhibit serious processing problems as outgassing and loss of the materials’ properties. Many barriers exist to manufacturing integration, including high cost, poor yield, and poor throughput. As the demand continues for smart phones, 3DIC becomes a required process to manufacturing the devices needed to operate these units. One such technology, DaeBond 3DTM, supports processing temperatures to 350C while bonding near room temperature and de-bonding in a batch process while thinned device wafers remain affixed to film frames [1]. This paper will discuss several examples of thermal resistance for 3DIC processing.

Key Words: 

thermal analysis, outgas, TGA, Tg



Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


Back


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819