Surface Mount International Conference Proceedings


FLIP-CHIP / CSP ASSEMBLY RELIABILITY AND SOLDER VOLUME EFFECTS

Author: Jean-Paul Clech
Company: EPSI
Date Published: 8/23/1998   Conference: Surface Mount International


Abstract: With accelerated test data suggesting that most flip-chip (FC) and Chip Scale Package (CSP) assemblies on organic boards have shorter lives than conventional or area-array Surface Mount (SIN) assemblies, solder joint reliability is possibly being pushed to the limits. The reliability of FC and CSP assemblies cannot be taken for granted, thus requiring careful interpretation of test results and more accurate means of extrapolating test failure cycles to field conditions. This paper presents the extension of the Solder Reliability Solutions (SRS) model [1] to soldered FC and CSP assemblies. The model is validated by failure data from over fifty accelerated thermal cycling tests, including FC, ceramic CSP and micro-BGAt solder joint failures. For FC assemblies, underfill shear strain predictions nicely fit shear strain distributions obtained by moire interferometry and predicted die stresses are in agreement with stress sensor measurements. Last, the analysis of FC test results demonstrates the impact of solder joint volume on attachment reliability and a solder volume correction factor is introduced in the SRS model. The effect of solder volume on solder joint fatigue is further validated with ceramic CSP failure data. Keywords: Solder joint fatigue, predictive modeling, design-for-reliability, flip-chip / chip-scale assemblies.



Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


Back


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819