IWLPC (Wafer-Level Packaging) Conference Proceedings

Cost Comparison Of Multi-Die Fan-Out Wafer Level Packaging And 2.5D Packaging With A Silicon Interposer

Authors: Chet Palesko, Amy Palesko; and E. Jan Vardaman
Company: SavanSys Solutions LLC and TechSearch International, Inc.
Date Published: 11/5/2013   Conference: IWLPC (Wafer-Level Packaging)

Abstract: Miniaturization and performance requirements are driving product designers to use advanced packaging technologies. In many cases, these technologies are significantly more expensive than traditional packaging, but are necessary to meet the product requirements. Both fan-out wafer level packaging and 2.5D packaging on a silicon interposer enable designers to package multiple die in close proximity. This close proximity helps achieve miniaturization and may enable better performance since die to die interconnect is shorter. In this paper we will compare and contrast the packaging cost drivers for multi-die fan-out wafer level packaging and 2.5D packaging on a silicon interposer. Total cost and yield plus individual activity cost and yield will be presented across a range of design characteristics including package size, die size, number of die, and number of IOs.

Key Words: 

2.5D, 3D, TSV, FOWLP, Cost, Interposer

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819