IWLPC (Wafer-Level Packaging) Conference Proceedings

Automating The Design And Layout Of Wafer Level Masks

Author: Steve DiBartolomeo
Company: Artwork Conversion Software
Date Published: 11/5/2013   Conference: IWLPC (Wafer-Level Packaging)

Abstract: As more integrated circuits are packaged as flip chips, the number of designs passing through the redistribution process has greatly increased. The need to quickly and efficiently design a set of full wafer masks to fabricate the redistribution has also increased. In this paper we discuss a number of techniques and software tools we developed in cooperation with a major OSAT that have proven to greatly reduce the mask design time and to also have reduced errors that were introduced before these automation tools were put in place.

Key Words: 

mask, layout, automation, RDL, GDSII, flipchip, clipping, reticle, wafer.

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819