SMTA International Conference Proceedings

Material And Process Optimization For HiP Defect Elimination

Authors: Timothy Jensen, Ronald Lasky, Ph.D., PE, and Sehar Samiappan
Company: Indium Corporation
Date Published: 10/14/2012   Conference: SMTA International

Abstract: The area array package is an important component in modern electronics products. From mobile phones, tablets, and PCs to aerospace, area array packages are essential to the functioning of electronics. Prismark estimates that in 2013, over 30 billion area array packages, such as chip scale (CSP) and ball grid array (BGA) will be assembled. This works out to be more than four packages for every man, women, and child on the earth. However, in recent years, a new area array assembly defect mode called head-in-pillow (HIP) has been identified. HIP is a defect associated primarily with BGAs due to their internal CTE mismatches and tendency to warp. HIP is so named because a cross-section of the HIP defect within a BGA solder joint looks like a head in a pillow.

Key Words: 

Head-in-Pillow, process optimization

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819