IWLPC (Wafer-Level Packaging) Conference Proceedings

Cost Comparison Of Fine Pitch Chip Scale Packaging Technologies

Authors: Alan Palesko and Chet Palesko
Company: SavanSys Solutions LLC
Date Published: 10/3/2011   Conference: IWLPC (Wafer-Level Packaging)

Abstract: Miniaturization requirements continue to drive IC packages to be smaller and cheaper. A large number of chip scale packaging (CSP) suppliers and approaches are available to the designer, but these technologies fall into one of the following three technologies. ? Wafer Level Packaging – The package is fabricated on the wafer. A silicon wafer is used for fan-in WLP and a re-constituted wafer is used for fan-out WLP. ? Embedded Die – The die is placed on a partially completed substrate and the remaining substrate is fabricated around the die. ? Traditional fcCSP Packaging – The substrate is completed before the die is placed. All three of these technologies have advantages and disadvantages for different applications. In this paper, we will analyze these differences and key cost drivers for each technology using activity based cost modeling. Total cost results will be presented for a range of package sizes for each technology.

Key Words: 

cost modeling, CSP, fcCSP, Fan Out WLP, Embedded Die

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819