Surface Mount International Conference Proceedings


Author: Kuan-Shaur Lei
Company: Compaq Computer Corporation
Date Published: 4/28/1997   Conference: Surface Mount International

Abstract: A series of evaluations of the process-pin test relationship were performed. The objectives of these studies were to (1) quantitatively understand the effects of process and test parameters on test yield, and (2) identify the key factors in maintaining high pin test yields. The first step was to accurately monitor ICT failures, and the next phase was to determine the root causes for these failures. Many factors, both process variables and test parameters, were found to impact the in-circuit test (ICT) yield, Furthermore, operator experience, training, and discipline can increase or reduce the extent of test difficulties. After the important variables had been identified, several designs of experiments (DOES) were performed in order to determine the effectiveness of process and test variables on ICT yield. The process variables examined included solder paste, flux quantity, flux distribution, and wave solder parameter while the test parameters examined included vacuum pressure, pin stroke, board warp, and registration. The studies concluded that high ICT yield in a no-clean process environment can be achieved by precise control of process and test variables. As a result of this control, very low ICT false failures, high line through-put, and low test fixture maintenance can be attained. Keywords: In-circuit-test, No-clean, Pin test, Autoprobe

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone 952.920.7682
Fax 952.926.1819