EWLB SYSTEM IN PACKAGE - POSSIBILITIES AND REQUIREMENTSAuthors: Thorsten Meyer, Gerald Ofner, Christian Geissler and Klaus Pressel
Company: Infineon Technologies
Date Published: 10/11/2010 Conference: IWLPC (Wafer-Level Packaging)
Fan-Out Wafer Level Packaging is one of the upcoming future packaging technologies, which provides a solution for those challenges. Like for standard wafer level packaging technologies the lead frame or interposer and the first level interconnect (chip to package) of classical packages melt into a thin-film redistribution layer. This provides electrical and thermal performance advantages, allows miniaturization and is a low cost packaging and test solution due to the high parallelism in processing.
The fan-out embedded Wafer Level Ball Grid Array (eWLB) is not restricted in the applicable number of I/Os on the package and provides excellent potential for including additional functionality and reliability.
The increasing demand for new and more advanced electronic products with superior functionality and performance is driving the integration of functionality for future packaging technologies. The major approach for system integration is a side-by-side Multi-Chip. We introduce Infineon’s Multi-Chip embedded Wafer Wafer Level Ball Grid Array (Multi-Chip eWLB).
Key words: eWLB, Fan-out WLB, Wafer Level Package, SiP, System in Package, Side by side
Members download articles for free:
Not a member yet?
What else do you get when you join SMTA? Read about all of the benefits that go along with membership.
Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.