FLIP CHIP DIE BONDING: AN ENABLING TECHNOLOGY FOR 3DIC INTEGRATIONAuthors: Keith A. Cooper, Michael D. Stead, Gilbert Lecarpentier, and Jean-Stephane Mottet
Company: SET-North America and SET-SAS
Date Published: 10/11/2010 Conference: IWLPC (Wafer-Level Packaging)
This paper will explore some of these new challenges, highlighting the inherent advantages and implications of various options. Specifically, the methodologies of chip-tochip, chip-to-wafer, and wafer-to-wafer bonding will be examined, followed by discussions of some material choices and the associated bonding techniques such as in-situ reflow or thermocompression. Depending on the interconnect density and the selected bonding technology, either pickand- place or high accuracy die bonders can be employed for attachment of the dice to the substrate, each with its own tradeoffs. Finally, a method of first placing the chips with high accuracy, followed by collective bonding will be explored for a customer application, including electrical and alignment test data.
Each scenario places special requirements on the bonding tool, so incremental modifications and enhancements to the flip chip bonding platform will be outlined and explored to gauge their impact in enabling 3DIC integration. In particular, hardware and materials to reduce oxides on the bonding surfaces will be highlighted.
Keywords: 3D Integration, TSV, Bonding, Oxide Removal, KGD
Members download articles for free:
Not a member yet?
What else do you get when you join SMTA? Read about all of the benefits that go along with membership.
Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.