PERFORMANCE COMPARISON OF ADVANCED SUBSTRATE TECHNOLOGIES FOR HIGH SPEED NETWORKING APPLICATIONSAuthors: John Savic, et al.
Company: Cisco Systems, Inc.
Date Published: 2/12/2009 Conference: Pan Pacific Symposium
This paper evaluates the electrical performance and assesses the design tradeoffs of two new packaging concepts and compares the data to a conventional high volume manufacturing ASIC (Application Specific Integrated Circuit) packaging solution. The baseline ASIC was redesigned into two advanced package configurations: (1) a package utilizing a conventional 4-4-4 substrate with SMT components interspersed between the BGA (ball grid array) balls, and (2) a package utilizing a 9+1 coreless substrate. A volume production 40 mm x 40 mm package with a 14 x 14 mm functional ASIC die assembled onto a standard build up 4-4-4 substrate running different traffic patterns in an actual switch/router blade server was used as the baseline for comparison.
Substrate level, package level and system level electrical performance tests were performed. Models for power plane impedance and core power noise were extracted using PowerSI  and simulated using HSPICE  for each new technology and compared to the baseline ASIC. Special test points were designed onto the substrates and custom lids were used to facilitate measurements under different traffic patterns and payloads. All results were compared with the production baseline ASIC design.
Members download articles for free:
Not a member yet?
What else do you get when you join SMTA? Read about all of the benefits that go along with membership.
Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.