Pan Pacific Symposium Conference Proceedings


CIRCUIT BOARD AND SOLDER STENCIL DESIGN EFFECTS ON LEADLESS PACKAGING

Authors: Dennis Lang and Chung-lin Wu, Ph.D.
Company: Fairchild Semiconductor
Date Published: 1/31/2007   Conference: Pan Pacific Symposium


Abstract: Molded Leaded Packaging is being increasingly adopted in varied applications ranging from cell phone and PDAs to servers and laptop computers. Traditional leaded packages have used the gull wing lead shape to dissipate various physical stresses endured by the package in the application. When package technologies become leadless, such as Quad Flat No-Lead or Micro Lead Frame, it is more sensitive to mechanical loading since there is no or a minimal solder fillet at the side wall of the leads. It becomes necessary for more engineering to be done to verify that the part will not have solder joint failure in the application. This paper will explore various copper trace layouts; solder mask openings, and thickness of PCB design. The stencil design will be varied to examine solder printing. Visual, x-ray and bend testing will be used to evaluate the performance of various solder processes. Varying package form factors ranging from single die, to larger multi-chip modules will be tested. Key words: QFN, MLP, Stencil, Solder Joints



Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


Back


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone 952.920.7682
Fax 952.926.1819