IWLPC (Wafer-Level Packaging) Conference Proceedings


Authors: Praveen Pandojirao-S, Rachita Dewan, Dan O. Popa,
Company: Automation & Robotics Research Institute, The Univ
Date Published: 11/1/2006   Conference: IWLPC (Wafer-Level Packaging)

Abstract: Wafer bonding is a critical step in micropackaging, guaranteeing that the active MEMS/IC devices are protected from the operating environment, and that devices achieve vertical integration. We have recently proposed a 3D wafer-level packaging technique for MEMS devices that is based on stacking of silicon and glass wafers manufactured using different micromachining technologies. The proposed wafer stacks can incorporate IC electronics, MEMS, microfluidics and microoptics, and are bonded together using patternable polymers such as Benzocyclobutene (BCB).

In this paper we report progress in simultaneous wafer level bonding and interconnect formation without the need for conventional via drilling and filling. We provide fabrication process parameters, preliminary interconnect DC characterization, and design guidelines for selecting interconnect diameters in typical MEMS applications.

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819