IWLPC (Wafer-Level Packaging) Conference Proceedings


EMBEDDED IC POLYIMIDE MULTI-LAYER SUBSTRATE

Authors: M. Okamoto, S. Ito, S. Okude, T. Suzuki, O. Nakao,
Company: Fujikura Ltd.
Date Published: 11/1/2006   Conference: IWLPC (Wafer-Level Packaging)


Abstract: We have developed the IC chip embedded polyimide multilayer substrate as a small semiconductor package of the next generation. This substrate was made by stacking the circuit layers based on the polyimide film. We have achieved the process of embedding chips and laminating films at the same time, utilizing the conductive paste for the connection between layers and the connection to the chip. The chip has the copper rewiring layer using wafer level process to make this connection possible by the paste. At the same time, the chip is thinned down to 85um and embedded in the substrate. We have confirmed this substrate endured the reflow test of JEDEC Level2 and HAST.

Key words: embedded, WLP, polyimide, conductive paste



Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


Back


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819