STACKED PACKAGE ON PACKAGE (PoP) DESIGN GUIDELINESAuthors: Moody Dreiza, Lee Smith, Akito Yoshida, and Jonath
Company: Amkor Technology
Date Published: 11/3/2005 Conference: IWLPC (Wafer-Level Packaging)
Thus, a design methodology that facilitates close collaboration across the supply chain is recommended to optimize PoP designs. Further, this methodology must be structured to support development of industry design standards to enable reuse of technology, sourcing flexibility and stimulate broader package stacking infrastructure development. PoP stacks are complex mechanical and electrical structures, so design collaboration and standards are critical to help address the various system and device related design trade-offs to achieve the optimum balance of product cost, size, performance and time to market requirements.
Since PoP was developed to leverage the current design and assembly infrastructure in place for combination memory devices delivered as multi-chip packages (MCP) also called stacked die chip scale packages (S-CSP), this article will focus on the PoP design flow, with emphasis on the assembly and substrate guidelines for the bottom - package stackable very thin fine pitch BGA (PSvfBGA) developed within Amkor.
Members download articles for free:
Not a member yet?
What else do you get when you join SMTA? Read about all of the benefits that go along with membership.
Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.