Pan Pacific Symposium Conference Proceedings


Author: Bob Fenton
Company: Electroglas, Inc.
Date Published: 2/25/2005   Conference: Pan Pacific Symposium

Abstract: Over the last few years, many of the world's leading semiconductor manufacturers and assembly and test subcontractors have begun testing packaged devices in lead frame, strip or panel format prior to device or package singulation. Test technology advances such as BIST, DFT and higher parallel testers for all applications will accelerate this trend to matrix or strip testing.

As more manufacturers adopt strip testing, greater throughput and flexibility will be required to deal with the dual challenges of increasing cost pressure for metal lead frame devices and the difficulties of contacting the geometries of the latest generation of chip scale packaging. Additionally, new assembly parameters must be considered as they relate to suitability to implement strip testing.

This paper examines the implications of assembly methodology on strip testing. First a short overview of why strip testing is becoming more prevalent followed by case studies of actual strip test implementations. Assembly characteristics such as strip or substrate construction, density and geometry are discussed, emphasizing their effects on overall final test efficiency for several different device types, packages and assembly parameters.

Key words: Final Test, Leadframe, Strip, Matrix, Handler, Wafer Prober.

Members download articles for free:

Not a member yet?

What else do you get when you join SMTA? Read about all of the benefits that go along with membership.

Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.


SMTA Headquarters
6600 City West Parkway, Suite 300
Eden Prairie, MN 55344 USA

Phone +1 952.920.7682
Fax +1 952.926.1819