CHALLENGES AND DEVELOPMENTS IN WAFER LEVEL SOLDER INTERCONNECTAuthors: Thomas Goodman and Peter Elenius
Company: E&G Technology Partners, LLC
Date Published: 10/10/2004 Conference: IWLPC (Wafer-Level Packaging)
This is a result of the decreasing cross-sectional area that increases the propensity to electromigration. In addition, finer pitch devices will force the development of more effective chemistries, equipment and processes for under-chip cleaning that is becoming more critical after attachment of the flip chip to a substrate.
There has not been significant expansion of the use of wafer level packaging into new OEM markets, although the penetration within these markets has increased significantly. The most important trend has been for continued cost reductions. Low-cost, robust technologies have been adopted for certain applications but may not fit the bill for all.
In the quest for DRAM market penetration, the development of the Fully Buffered DIMM architecture may have delayed implementation of wafer-level solder interconnect in the high-end server market. How this will affect future implementation in other markets such as costperformance computing is not clear.
Key words: WLP, electromigration, under-chip cleaning, DRAM.
Members download articles for free:
Not a member yet?
What else do you get when you join SMTA? Read about all of the benefits that go along with membership.
Notice: Sharing of articles is restricted to just your immediate work group. Downloaded papers should not be stored on an external network or shared on the internet.