Via-In-Pad Plated Over (VIPPO) Design Considerations for Enterprise Server and Storage HardwareAuthors: Matt Kelly, Mark Jeanson, Timothy Younger, Jim Bielick, Theron Lewis, and Mitch Ferrill
Company: IBM Corporation
Date Published: 9/27/2015 Conference: SMTA International
To achieve this, multiple hardware advancements in power delivery/regulation, microprocessors, optics, flash memory, and graphics interfaces (among others) continue to be made. Increased functionality is occurring at multiple levels; within silicon dies (cores/stacked compute-memory), multifunctional integrated components, high I/O connectors/cables, and various printed circuit board (PCB) technologies.
Component placement densities of electronic packages on PCBs continues to increase. Advanced component functionality is driving more I/O signal channels and more power/ground distribution layers. Power regulators and FETs are operating at higher power levels and must deal with increased heat duties; thermal management of these devices is critical for reliable operation. From a system perspective, product form factors (rack sizes) continue to be standardized and are not getting any larger.
In order to accommodate these next generation requirements, Enterprise Class printed circuit board assemblies (PCBAs) are now being designed using a variety of advanced via structures – including via in pad plated over (VIPPO) technology. Integration of VIPPO vias helps provide a solution to a variety of challenges including: increased system functionality, increased component placement densities, signal routing/fan-out constraints, and thermal/power distribution management.
This paper discusses a variety of elements concerning VIPPO technology including high quality PCB manufacturing construction, VIPPO usage applications, decision making pros and cons of the technology, key PCBA design parameters of interest, and new findings regarding VIPPO interconnect reliability performance and sensitivity to PCB attributes. The intent of the paper is discuss key considerations, design elements, and assembly reliability performance observed to date when using VIPPO structures on Enterprise Class Server and Storage hardware.
design for excellence, via in pad plated over (VIPPO), via reliability, interconnect reliability
Cost to download:Members: Free! (Log on to receive the member rate)
Not a member yet? Join SMTA today!
Notice: Sharing of articles is prohibited. Downloaded papers must only be stored on a local hard drive and not in a shared repository either internal or external.